

512MB Direct Rambus™ DRAM RIMM™ Module

EBR51EC8ABFD (256M words × 18 bits)

Description

The Direct Rambus RIMM module is a general-purpose high-performance memory module subsystem suitable for use in a broad range of applications including computer memory, personal computers, workstations, and other applications where high bandwidth and low latency are required.

The EBR51EC8ABFD consists of 16 pieces of 288M Direct Rambus DRAM (Direct RDRAM™) devices. These are extremely high-speed CMOS DRAMs organized as 16M words by 18 bits. The use of Rambus Signaling Level (RSL) technology permits 1066MHz or 800MHz transfer rates while using conventional system and board design technologies.

The architecture of the Direct RDRAM enables the highest sustained bandwidth for multiple, simultaneous, randomly addressed memory transactions.

The separate control and data buses with independent row and column control yield over 95% bus efficiency. The Direct RDRAM device's 32 banks support up to four simultaneous transactions per device.

Features

- 512MB Direct RDRAM storage and 512 banks total on module
- High speed 1066MHz/800MHz Direct RDRAM devices
- 184 edge connector pads with 1mm pad spacing
- Module PCB size: 133.35mm $\times 34.925$ mm $\times 1.27$ mm
- Gold plated edge connector pads contacts
- Serial Presence Detect (SPD) support
- Operates from a 2.5V supply
- Low power and power down self refresh modes
- Separate Row and Column buses for higher efficiency
- RDRAM® devices use Chip Scale Package (CSP)
 - FBGA package

Ordering Information

Part number	Organization	I/O Freq. (MHz)	RAS access time (ns)	Package	Mounted devices
EBR51EC8ABFD-AEP	256M x 18	1066	32 (32P)	184 edge connector pads RIMM with heat spreader	EDR2518ABSE
EBR51EC8ABFD-AE	_		32	Edge connector: Gold plated	
EBR51EC8ABFD-AD	_		35	_	
EBR51EC8ABFD-8C	_	800	40	_	

Module Pad Names

Pad	Signal Name	Pad	Signal Name
A1	GND	B1	GND
A2	LDQA8	B2	LDQA7
A3	GND	В3	GND
A4	LDQA6	B4	LDQA5
A5	GND	B5	GND
A6	LDQA4	B6	LDQA3
A7	GND	B7	GND
A8	LDQA2	B8	LDQA1
A9	GND	B9	GND
A10	LDQA0	B10	LCFM
A11	GND	B11	GND
A12	LCTMN	B12	LCFMN
A13	GND	B13	GND
A14	LCTM	B14	NC
A15	GND	B15	GND
A16	NC	B16	LROW2
A17	GND	B17	GND
A18	LROW1	B18	LROW0
A19	GND	B19	GND
A20	LCOL4	B20	LCOL3
A21	GND	B21	GND
A22	LCOL2	B22	LCOL1
A23	GND	B23	GND
A24	LCOL0	B24	LDQB0
A25	GND	B25	GND
A26	LDQB1	B26	LDQB2
A27	GND	B27	GND
A28	LDQB3	B28	LDQB4
A29	GND	B29	GND
A30	LDQB5	B30	LDQB6
A31	GND	B31	GND
A32	LDQB7	B32	LDQB8
A33	GND	B33	GND
A34	LSCK	B34	LCMD

Pad	Signal Name	Pad	Signal Name
A47	NC	B47	NC
A48	NC	B48	NC
A49	NC	B49	NC
A50	NC	B50	NC
A51	VREF	B51	VREF
A52	GND	B52	GND
A53	SCL	B53	SA0
A54	VDD	B54	VDD
A55	SDA	B55	SA1
A56	SVDD	B56	SVDD
A57	SWP	B57	SA2
A58	VDD	B58	VDD
A59	RSCK	B59	RCMD
A60	GND	B60	GND
A61	RDQB7	B61	RDQB8
A62	GND	B62	GND
A63	RDQB5	B63	RDQB6
A64	GND	B64	GND
A65	RDQB3	B65	RDQB4
A66	GND	B66	GND
A67	RDQB1	B67	RDQB2
A68	GND	B68	GND
A69	RCOL0	B69	RDQB0
A70	GND	B70	GND
A71	RCOL2	B71	RCOL1
A72	GND	B72	GND
A73	RCOL4	B73	RCOL3
A74	GND	B74	GND
A75	RROW1	B75	RROW0
A76	GND	B76	GND
A77	NC	B77	RROW2
A78	GND	B78	GND
A79	RCTM	B79	NC
A80	GND	B80	GND



EBR51EC8ABFD

Pad	Signal Name	Pad	Signal Name
A35	VCMOS	B35	VCMOS
A36	SOUT	B36	SIN
A37	VCMOS	B37	VCMOS
A38	NC	B38	NC
A39	GND	B39	GND
A40	NC	B40	NC
A41	VDD	B41	VDD
A42	VDD	B42	VDD
A43	NC	B43	NC
A44	NC	B44	NC
A45	NC	B45	NC
A46	NC	B46	NC

Pad	Signal Name	Pad	Signal Name
A81	RCTMN	B81	RCFMN
A82	GND	B82	GND
A83	RDQA0	B83	RCFM
A84	GND	B84	GND
A85	RDQA2	B85	RDQA1
A86	GND	B86	GND
A87	RDQA4	B87	RDQA3
A88	GND	B88	GND
A89	RDQA6	B89	RDQA5
A90	GND	B90	GND
A91	RDQA8	B91	RDQA7
A92	GND	B92	GND



Module Connector Pad Description

A1, A3, A5, A7, A9, A11, A13, A15, A17, A19, A21, A23, A25, A27, A29, A31, A23, A29, A22, A25, A27, A29, A31, A23, A29, A22, A80, A82, A44, A86, A88, A70, A72, A74, A76, A78, A78, A89, A80, A82, A74, A76, A78, A89, B91, B13, B15, B17, B19, B21, B23, B25, B27, B29, B31, B23, B25, B27, B29, B31, B23, B25, B27, B29, B31, B23, B36, B7, B19, B21, B24, B66, B68, B70, B72, B74, B76, B78, B90, B82, B64, B66, B68, B70, B72, B74, B76, B78, B90, B82 LCFM B10 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity. LCFMN B12 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. LCFMN B12 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. LCFMN B34 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. LCFMN B12 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. LCCL4.LCOL0 A20, B20, A22, B22, A24 I RSL Clock from master. Interface clock used for transmitting RSL signals from the Channel. Positive polarity. LCTM A14 I RSL Clock to master. Interface clock used for transmitting RSL signals from the Channel. Positive polarity. LCTM A14 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. LCDMS A20, B20, A32, B30, A30, B38, A10, RSL Signals from the Channel and the RSR RSL signals to the Channel and the RSR A28, B26, A26, B24 LROW2.LROW0 B16, A18, B18 I RSL Clock to master. Interface clock used for transmitting A28, B26, A26, B24 LROW2.LROW0 B16, A18, B18 I RSL Clock to master. Interface clock used for receiving RSL signals to the Channel and the RSR RSL signals to the Channel and the RSR RSL signals from the Channel and the RSR RSL signals from the Channel RSR A28, B26, A26,	Signal	Module Connector Pads	I/O	Typo	Description
A13, A15, A17, A19, A21, A23, A29, A31, A33, A39, A52, A60, A62, A64, A66, A68, A70, A72, A74, A76, A78, A80, A82, A86, A86, A86, A70, A72, A74, A76, A78, A80, A82, A84, A86, A88, A80, A82, B1, B3, B5, B7, B8, B11, B13, B15, B17, B19, B21, B23, B25, B27, B29, B31, B33, B39, B25, B27, B29, B31, B3, B39, B78, B811, B19, B21, B21, B23, B25, B27, B29, B31, B33, B39, B29, B62, B64, B66, B68, B70, B72, B74, B76, B78, B80, B82, B84, B86, B86, B90, B92 LCFM B10 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity. LCFMN B12 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. LCFMN B12 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. LCFMN A14 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. LCTM A14 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. LCTM A14 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. LCTM A14 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. LCTM A14 I RSL Clock from master. Interface clock used for receiving RSL signals to the Channel. Positive polarity. LCTMN A12 I RSL Clock from master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. LCMAB.LDQAB.LDQAD A2, B2A4, B4, A6, B6, A8, I/O RSL Diate tons A. 9-bit tous carrying a byte of read or write data between the Channel and the RDRAM. LCMAB.LDQAD A2, B2A4, B4, A6, B6, A8, I/O RSL Diate tons A. 9-bit tous carrying a byte of read or write data between the Channel and the RDRAM. LCMAB.LDQAD B16, A18, B18 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity. RCMD B30, A77, B79, A43, B48, A40, B44, A49, B49, A50, B50, A47, B47, A48, B48, A40, B44,	Signal		1/0	Туре	Description
LCFM B10 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity. LCFMN B12 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity. LCMD B34 I VCMOS Serial Command used to read from and write to the control registers. Also used for power management. LCOL4LCOL0 A20, B20, A22, B22, A24 I RSL Column bus. 5-bit bus containing control and address information for column accesses. LCTM A14 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. LCTMN A12 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. LCTMN A12 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. LDQA8LDQA0 B32, A32, B30, A30, B28. I/O RSL Data bus B, A 9-bit bus carrying byte of read or write data between the Channel and the RDRAM. LDQB8LDQB0 B32, A32, B30, A30, B28. I/O RSL Data bus B, A 9-bit bus carrying byte of read or write data between the Channel and the RDRAM. LROW2LROW0 B16, A18, B18 I RSL RSL ROWS B41, A43, B44, A44, B44, A45, B45, A46, B46, A46, B46, A47, B47, A48, B44, A45, B45, A46, B46, A46, B46, A47, B47, A48, B44, A45, B45, A46, B46, A46, B46, A47, B47, A48, B44, A45, B45, A46, B46, A46, B46, A47, B47, A48, B44, A45, B45, A46, B46, A46, B46, A47, B47, A48, B44, A45, B45, A46, B46, A46, B46, A47, B47, A48, B44, A45, B45, A46, B46, A47, B47, A48, B44, B44, B46, B46, A46, B46, A47, B47, A48, B44, B46, B46, A46, B46, A47, B47, A48, B44, B44, B46, B46, A46, B46, A47, B47, A48, B44, B46, B46, A46, B46, A47, B47, B47, B47, B47, B47, B47, B47, B	GND	A13, A15, A17, A19, A21, A23, A25, A27, A29, A31, A33, A39, A52, A60, A62, A64, A66, A68, A70, A72, A74, A76, A78, A80, A82, A84, A86, A88, A90, A92, B1, B3, B5, B7, B9, B11, B13, B15, B17, B19, B21, B23, B25, B27, B29, B31, B33, B39, B52, B60, B62, B64, B66, B68, B70, B72, B74, B76, B78, B80, B82,	_	_	
LCPMN B12 I NSL RSL signals from the Channel. Negative polarity. LCMD B34 I VCMOS Serial Command used to read from and write to the control registers. Also used for power management. LCOL4LCOL0 A20, B20, A22, B22, A24 I RSL Column bus. 5-bit bus containing control and address information for column accesses. LCTM A14 I RSL Colom bus. 5-bit bus containing control and address information for column accesses. LCTM A14 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. LCTMN A12 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. LCTMN A12 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. LCTMN A2, B2,A4, B4, A6, B6, A8, WO RSL Data bus A. 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LDQB8LDQB0 B32, A32, B30, A30, B28, WO RSL Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LROW2LROW0 B16, A18, B18 I RSL Row bus. 3-bit bus containing control and address information for row accesses. LSCK A34 I VOMOS Serial clock input. Clock source used to read from and write to the RDRAM control registers. A16, B14, A38, B38, A40, B40, A77, B79, A43, B43, A46, B46, A47, B47, A48, B48, A49, B49, A50, B50 RCFM B83 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity. RCFMN B81 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. RCMD B59 I VCMOS Clock from master. Interface clock used for transmitting RSL signals from the Channel. Negative polarity. RCMD A39, B73, A71, B71, A69 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. RCTMN A81 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. RCTMN A81 I RSL Clock to master. Interface clock u	LCFM	B10	I	RSL	•
LCMD B34 I NCMOS control registers. Also used for power management. COL4LCOL0 A20, B20, A22, B22, A24 I RSL Column bus. 5-bit bus containing control and address information for column cossess. LCTM A14 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. LCTMN A12 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. LCTMN A12 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. LDQA8LDQA0 A2, B2,A4, B4, A6, B6, A8, B8, A10 RSL Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LDQB8LDQB0 B32, A32, B30, A30, B28, B24 RSL Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LROW2LROW0 B16, A18, B18 I RSL Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. ROW bus. 3-bit bus containing control and address information for row accesses. LSCK A34 I VCMOS Serial clock input. Clock source used to read from and write to the RDRAM control registers. A16, B14, A38, B38, A40, B40, A77, B79, A43, B43, A44, B44, A45, B45, A46, B46, A47, B47, A48, B48, A49, B49, A50, B50 RCFM B83 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity. RCFMO B59 I VCMOS E76 Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. RCOL4RCOL0 A73, B73, A71, B71, A69 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. RCTMN A81 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. RCDMD B59, B91, A89, B89, A87, B92, A87, B93, A83, B89, A87, B94, A85, B85, A83, B89, A	LCFMN	B12	I	RSL	•
LCTM A14 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. LCTMN A12 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. LDQA8LDQA0 A2, B2,A4, B4, A6, B6, A8, I/O RSL Data bus A. A. 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LDQA8LDQA0 B32, A32, B30, A30, B28, I/O RSL Data bus B. A. 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LDQA8LDQA0 B16, A18, B18 I RSL Data bus B. A. 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LROW2LROW0 B16, A18, B18 I RSL Row bus. 3-bit bus containing control and address information for row accesses. LSCK A34 I VCMOS First Clock source used to read from and write to the RDRAM control registers. A16, B14, A38, B38, A40, B40, A77, B79, A43, B43, A49, B49, A50, B50 RCFM B83 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity. RCFMN B81 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. RCFMN B59 I VCMOS First Master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. RCOL4RCOL0 A73, B73, A71, B71, A69 I RSL Clock to master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. RCTMN A9 I RSL Clock to master. Interface clock used for transmitting RSL signals from the Channel. Negative polarity. RCTMN A9 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. RCTMN A91 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. RCTMN A91 B91, A85, B85, A83 I/O RSL signals to the Channel. Negative polarity. BROWA RROWO R77, A75, B75 I RSL BAS B85, A9-bit bus containing control and address for the RDRAM. RRSL RDAGO B87, A67, B69	LCMD	B34	1	VCMOS	control registers. Also used for power management.
LCTMN A12 I RSL signals to the Channel. Positive polarity. LCTMN A12 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. LDQA8.LDQA0 A2, B2,A4, B4, A6, B6, A8, B8, A10 RSL Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LDQBB.LDQB0 B32, A32, B30, A30, B28, A28, B26, A26, B24 I/O RSL Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LROW2.LROW0 B16, A18, B18 I RSL	LCOL4LCOL0	A20, B20, A22, B22, A24	1	RSL	information for column accesses.
LCIMN A12	LCTM	A14	1	RSL	RSL signals to the Channel. Positive polarity.
LDQB8.LDQB0 B32, A32, B30, A30, B28, A28, B26, A26, B24 LROW2.LROW0 B16, A18, B18 I RSL RSL Row bus. 3-bit bus containing control and address information for row accesses. LSCK A34 I VCMOS Serial clock input. Clock source used to read from and write to the RDRAM. NC A16, B14, A38, B38, A40, B40, A47, B79, A43, B43, A49, B49, A50, B50 RCFM B83 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity. RCFMN B81 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity. RCMD B59 I VCMOS Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity. Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity. Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. Column bus. 5-bit bus containing control and address information for column accesses. RCTM A79 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. RDQA8.RDQA0 A91, B91, A89, B89, A87, B87, A85, B85, A83 RDQB8.RDQA0 A91, B91, A89, B89, A87, B89, A87, B87, A85, B85, A83 B61, A61, B63, A63, B65, A65 II RSL Clock to master. Interface clock used for transmitting abte of read or write data between the Channel and the RDRAM. RROW2 RROW0 RROW0	LCTMN			RSL	RSL signals to the Channel. Negative polarity.
LECUMBSLDQB0 A28, B26, A26, B24 B16, A18, B18 B16, A18, B18 B17, B17, A69 B17, A79 B17, A79 B18, A28, B26, A26, B24 B18, A28, B26, A26, B24 B19, A28, B26, A26, B24 B28, B26, A26, B24 B29, A26, B24 B31 B32 B33, A40, B43, A34, B43, A44, B44, A45, B45, A46, B46, A47, B47, A48, B48, A49, B49, A50, B50 B33 B34 B35 B35 B36 B37 B37 B37 B37 B37 B37 B37	LDQA8LDQA0	DO, A 10	I/O	RSL	data between the Channel and the RDRAM.
LSCK A34 I VCMOS Serial clock input. Clock source used to read from and write to the RDRAM control registers. A16, B14, A38, B38, A40, B40, A77, B79, A43, B43, A24, B44, A45, B45, A46, B46, A47, B47, A48, B48, A49, B49, A50, B50 RCFM B83 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity. RCFMN B81 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. Serial Command Input used to read from and write to the control registers. Also used for power management. RCOL4RCOL0 A73, B73, A71, B71, A69 I RSL Clock to master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. Serial Command Input used to read from and write to the control registers. Also used for power management. Column bus. 5-bit bus containing control and address information for column accesses. Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. RCTMN A81 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RROW2 RROW0 BROW2 RROW0 BROW2 RROW0 BROW2 RROW0 RT A75 B75 I RSL ROW1 RSL ROW2 RROW0 RSL ROW2 RROW0 RSL RSL ROW2 RROW0 RSL RSL ROW3 RSL ROW3 RSL ROW3 RSL ROW3 RSL ROW3 RSL ROW4 RSL RSL ROW4 RSL RSL ROW4 RSL RSL RSL ROW5 RSL RSL ROW4 RSL RSL RSL ROW5 RSL RSL ROW5 RSL RSL RSL RSL ROW5 RSL RSL RSL RSL RSL ROW5 RSL RSL RSL ROW5 RS	LDQB8LDQB0		1/0	RSL	
A16, B14, A38, B38, A40, B40, A77, B79, A43, B43, A44, B44, A45, B45, A46, B46, A47, B47, A48, B48, A49, B49, A50, B50 RCFM B83 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity. RCFMN B81 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. RCMD B59 I VCMOS the control registers. Also used for power management. RCOL4RCOL0 A73, B73, A71, B71, A69 I RSL Clock to master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. RCTM A79 I RSL Clock to master. Interface clock used for power management. Column bus. 5-bit bus containing control and address information for column accesses. Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. RCTMN A81 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. RDQA8RDQA0 B77, A58, B85, A83 RDQB8RDQB0 B61, A61, B63, A63, B65, A65, B67, A67, B69 RROW2 RROW0 B77, A75, B75 I RSL ROW B77, A75, B75	LROW2LROW0	B16, A18, B18	I	RSL	information for row accesses.
NC	LSCK	A34	1	VCMOS	·
RCFMN B81 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. RCFMN B81 I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. Serial Command Input used to read from and write to the control registers. Also used for power management. RCOL4RCOL0 A73, B73, A71, B71, A69 I RSL Column bus. 5-bit bus containing control and address information for column accesses. RCTM A79 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. RCTMN A81 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. RDQA8RDQA0 A91, B91, A89, B89, A87, B87, A85, B85, A83 I/O RSL Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RDQB8RDQB0 B61, A61, B63, A63, B65, A65, B67, A67, B69 I/O RSL Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RROW2 RROW0 B77 A75 B75 I RSI ROW bus. 3-bit bus containing control and address	NC	B40, A77, B79, A43, B43, A44, B44, A45, B45, A46, B46, A47, B47, A48, B48,	_	-	•
RCHIN B51 I RSL RSL signals from the Channel. Negative polarity. RCMD B59 I VCMOS the control registers. Also used for power management. RCOL4RCOL0 A73, B73, A71, B71, A69 I RSL Column bus. 5-bit bus containing control and address information for column accesses. RCTM A79 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. RCTMN A81 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. RDQA8RDQA0 A91, B91, A89, B89, A87, B87, A85, B85, A83 I/O RSL Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RDQB8RDQB0 B61, A61, B63, A63, B65, A65, B67, A67, B69 I/O RSL RSL RSL ROWD B77, A75, B75 I RSL RSL ROWD B81, A91-bit bus containing control and address	RCFM	B83	I	RSL	
RCMD B59 I VCMOS the control registers. Also used for power management. RCOL4RCOL0 A73, B73, A71, B71, A69 I RSL Column bus. 5-bit bus containing control and address information for column accesses. RCTM A79 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. RCTMN A81 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. RDQA8RDQA0 A91, B91, A89, B89, A87, B87, A85, B85, A83 I/O RSL Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RDQB8RDQB0 B61, A61, B63, A63, B65, A65, B67, A67, B69 I/O RSL RSU RSU RSOWO B77, A75, B75 I RSI RSU ROW BROWO B77, A75, B75 I RSI RSI ROW BROWO B77, A75, B75 I RSI ROW BROWO B77, A75, B75 I RSI ROW BROWO B77, A75, B75 I RSI RSI ROW BROWO B77, A75, B75 I RSI RSI ROW BROWO B77, A75, B75 I RSI ROW BROWO B77, A75, B75 I RSI RSI ROW BROWO B77, A75, B75 I RSI ROW BROWO B77, A75, B75 I RSI RSI ROW BY BROWO B77, A75, B75 I RSI RSI ROW BY BROWO B77, A75, B75 I RSI RSI ROW BY BROWO B77, A75, B75 I RSI RSI ROW BY BROWO B77, A75, B75 I RSI RSI ROW BY BROWO B77, A75, B75 I RSI ROW BY BY BROWO B77, A75, B75 I RSI ROW BY BY BROWO B77, A75, B75 I RSI ROW BY BY BROWO B77, A75, B75 I RSI ROW B77, A75, B75 I RSI ROW B77, B75 I RSI R	RCFMN	B81	I	RSL	RSL signals from the Channel. Negative polarity.
RCTM A79 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. RCTMN A81 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. RDQA8RDQA0 A91, B91, A89, B89, A87, B87, A85, B85, A83 I/O RSL Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RDQB8RDQB0 B61, A61, B63, A63, B65, A65, B67, A67, B69 I/O RSL Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RROW2 RROW0 B77 A75 B75 I RSI ROW bus. 3-bit bus containing control and address	RCMD	B59	I	VCMOS	the control registers. Also used for power
RCTMN A81 I RSL Signals to the Channel. Positive polarity. RCTMN A81 I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. RDQA8RDQA0 A91, B91, A89, B89, A87, B87, A85, B85, A83 I/O RSL Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RDQB8RDQB0 B61, A61, B63, A63, B65, A65, B67, A67, B69 I/O RSL Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RROW2 RROW0 B77 A75 B75 I RSI ROW bus. 3-bit bus containing control and address	RCOL4RCOL0	A73, B73, A71, B71, A69	1	RSL	information for column accesses.
RDQA8RDQA0 A91, B91, A89, B89, A87, B87, A85, B85, A83 RDQB8RDQB0 B61, A61, B63, A63, B65, A65, B67, A67, B69 RSL RSL signals to the Channel. Negative polarity. B10 RSL Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RROW2 RROW0 RROW2 RROW0 RROW2 RROW0 RROW2 RROW0 RROW3 RROW3 RROW0 RROW3 RROW3 RROW3 RROW3 RROW3 RROW3 RROW3 RROW3 RROW3 RROW3 RRO	RCTM	A79	1	RSL	
RDQB8RDQB0 B87, A85, B85, A83 B61, A61, B63, A63, B65, A65, B67, A67, B69 RSL Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RROW2 RROW0 B77, A75, B75 RSL RSL RSL Row bus. 3-bit bus containing control and address	RCTMN		1	RSL	RSL signals to the Channel. Negative polarity.
RROW2 RROW0 B77 A75 B75 I RSI ROW data between the Channel and the RDRAM. RROW2 RROW0 B77 A75 B75 I RSI ROW bus. 3-bit bus containing control and address	RDQA8RDQA0	B87, A85, B85, A83	I/O	RSL	Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM.
KKUWZ KKUWU DZ AZ DZ Z KO	RDQB8RDQB0		I/O	RSL	Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM.
	RROW2RROW0	B77, A75, B75	1	RSL	=




EBR51EC8ABFD

Signal	Module Connector Pads	I/O	Туре	Description
RSCK	A59	I	VCMOS	Serial clock input. Clock source used to read from and write to the RDRAM control registers.
SA0	B53	ı	SVDD	Serial Presence Detect Address 0.
SA1	B55	ı	SVDD	Serial Presence Detect Address 1.
SA2	B57	ı	SVDD	Serial Presence Detect Address 2.
SCL	A53	ı	SVDD	Serial Presence Detect Clock.
SDA	A55	I/O	SVDD	Serial Presence Detect Data (Open Collector I/O).
SIN	B36	I/O	VCMOS	Serial I/O for reading from and writing to the control registers. Attaches to SIO0 of the first RDRAM on the module.
SOUT	A36	I/O	VCMOS	Serial I/O for reading from and writing to the control registers. Attaches to SIO1 of the last RDRAM on the module.
SVDD	A56, B56	_	_	SPD Voltage. Used for signals SCL, SDA, SWP, SA0, SA1 and SA2.
SWP	A57	I	SVDD	Serial Presence Detect Write Protect (active high). When low, the SPD can be written as well as read.
VCMOS	A35, B35, A37, B37	_	_	CMOS I/O Voltage. Used for signals CMD, SCK, SIN, SOUT.
VDD	A41, A42, A54, A58, B41, B42, B54, B58		_	Supply voltage for the RDRAM core and interface logic.
VREF	A51, B51	_	_	Logic threshold reference voltage for RSL signals.



Block Diagram



Note: 1. Rambus Channel signals form a loop through the RIMM module, with the exception of the SIO chain.

2. See Serial Presence Detection Specification for information on the SPD device and its contents.

Electrical Specifications

Absolute Maximum Ratings

Symbol	Parameter	min.	max.	Unit
VI,ABS	Voltage applied to any RSL or CMOS signal pad with respect to GND	-0.3	VDD + 0.3	V
VDD,ABS	Voltage on VDD with respect to GND	-0.5	VDD + 1.0	V
TSTORE	Storage temperature	-50	+100	°C

Caution

Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

DC Recommended Electrical Conditions

Symbol	Parameter and conditions	min.	max.	Unit
VDD	Supply voltage*1	2.50 - 0.13	2.50 + 0.13	V
VCMOS	CMOS I/O power supply at pad 2.5V controllers	2.50 – 0.13	2.50 + 0.25	V
	1.8V controllers	1.8 – 0.1	1.8 + 0.2	V
VREF	Reference voltage*1	1.4 – 0.2	1.4 + 0.2	V
SVDD	Serial Presence Detector- positive supply	e power 2.2	3.6	V

Note: See Direct RDRAM datasheet for more details.



AC Electrical Specifications

Symbol	Parameter and Conditions	Grade	min.	typ.	max.	Unit
Z	Module Impedance of RSL signals		25.2	28.0	30.8	Ω
	Module Impedance of SCK and CMD signals		23.8	28.0	32.2	Ω
TPD	Average clock delay from finger to finger of all RSL clock nets (CTM, CTMN,CFM, and CFMN)		_	_	2.11	ns
ΔΤΡΟ	Propagation delay variation of RSL signals with respect to TPD $^{\star 1,2}$		-24	_	24	ps
ΔTPD-CMOS	Propagation delay variation of SCK signal with respect to an average clock delay *1		-250	_	250	ps
ΔTPD- SCK,CMD	Propagation delay variation of CMD signal with respect to SCK signal		-200	_	200	ps
Vα/VIN	Attenuation Limit	-AEP -AE -AD -8C	_	_	27.0	%
VXF/VIN	Forward crosstalk coefficient (300ps input rise time 20% - 80%)	-AEP -AE -AD -8C	_	_	8.0	%
VXB/VIN	Backward crosstalk coefficient (300ps input rise time 20% - 80%)	-AEP -AE -AD -8C	_	_	2.5	%
RDC	DC Resistance Limit	-AEP -AE -AD -8C	_	_	1.2	Ω

Notes 1. TPD or Average clock delay is defined as the average delay from finger to finger of all RSL clock nets (CTM, CTMN, CFM, and CFMN).

Adjusted ATPD Specification

			Absolute	!	
Symbol	Parameter and conditions	Adjusted min./max.	min.	max.	Unit
ΔTPD	Propagation delay variation of RSL signals with respect to TPD	+/- [24+(18*N*ΔZ0)] * ¹	-50	50	ps

Note: 1 N = Number of RDRAM devices installed on the RIMM module.

 Δ Z0 = delta Z0% = (max. Z0 - min. Z0) / (min. Z0)

(max. Z0 and min. Z0 are obtained from the loaded (high impedance) impedance coupons of all RSL layers on the module.)



^{2.} If the RIMM module meets the following specification, then it is compliant to the specification. If the RIMM module does not meet these specifications, then the specification can be adjusted by the "Adjusted Δ TPD Specification" table.

RIMM Module Current Profile

IDD	RIMM module power conditions *1	Grade	max.	Unit
IDD1	One RDRAM device in Read *2, balance in NAP mode	-AEP, -AE, -AD -8C	720 580	mA
IDD2	One RDRAM device in Read *2, balance in Standby mode	-AEP, -AE, -AD -8C	2010 1570	mA
IDD3	One RDRAM device in Read *2, balance in Active mode	-AEP, -AE, -AD -8C	2610 2020	mA
IDD4	One RDRAM device in Write, balance in NAP mode	-AEP, -AE, -AD -8C	740 590	mA
IDD5	One RDRAM device in Write, balance in Standby mode	-AEP, -AE, -AD -8C	2030 1580	mA
IDD6	One RDRAM device in Write, balance in Active mode	-AEP, -AE, -AD -8C	2630 2030	mA


Notes: 1. Actual power will depend on individual RDRAM component specifications, memory controller and usage patterns. Power does not include Refresh Current.


2. I/O current is a function of the % of 1's, to add I/O power for 50 % 1's for a x18 need to add 276mA for the following: VDD = 2.5V, VTERM = 1.8V, VREF = 1.4V and VDIL = VREF - 0.5V.



Physical Outline

Unit: mm





Note: The dimensions without tolerance specification use the default tolerance of \pm 0.13.

ECA-TS2-0080-01



CAUTION FOR HANDLING MEMORY MODULES

When handling or inserting memory modules, be sure not to touch any components on the modules, such as the memory ICs, chip capacitors and chip resistors. It is necessary to avoid undue mechanical stress on these components to prevent damaging them.

In particular, do not push module cover or drop the modules in order to protect from mechanical defects, which would be electrical defects.

When re-packing memory modules, be sure the modules are not touching each other.

Modules in contact with other modules may cause excessive mechanical stress, which may damage the modules.

MDE0202

NOTES FOR CMOS DEVICES -

1) PRECAUTION AGAINST ESD FOR MOS DEVICES

Exposing the MOS devices to a strong electric field can cause destruction of the gate oxide and ultimately degrade the MOS devices operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it, when once it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. MOS devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. MOS devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor MOS devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS DEVICES

No connection for CMOS devices input pins can be a cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. The unused pins must be handled in accordance with the related specifications.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Power-on does not necessarily define initial status of MOS devices. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the MOS devices with reset function have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. MOS devices are not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for MOS devices having reset function.

CME0107



Rambus, RDRAM and the Rambus logo are registered trademarks of Rambus Inc.

Direct Rambus, Direct RDRAM, RIMM, SO-RIMM and QRSL are trademarks of Rambus Inc.

The information in this document is subject to change without notice. Before using this document, confirm that this is the latest version.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Elpida Memory, Inc.

Elpida Memory, Inc. does not assume any liability for infringement of any intellectual property rights (including but not limited to patents, copyrights, and circuit layout licenses) of Elpida Memory, Inc. or third parties by or arising from the use of the products or information listed in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Elpida Memory, Inc. or others.

Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of the customer's equipment shall be done under the full responsibility of the customer. Elpida Memory, Inc. assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

[Product applications]

Elpida Memory, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, users are instructed to contact Elpida Memory's sales office before using the product in aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment, medical equipment for life support, or other such application in which especially high quality and reliability is demanded or where its failure or malfunction may directly threaten human life or cause risk of bodily injury.

[Product usage]

Design your application so that the product is used within the ranges and conditions guaranteed by Elpida Memory, Inc., including the maximum ratings, operating supply voltage range, heat radiation characteristics, installation conditions and other related characteristics. Elpida Memory, Inc. bears no responsibility for failure or damage when the product is used beyond the guaranteed ranges and conditions. Even within the guaranteed ranges and conditions, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Elpida Memory, Inc. products does not cause bodily injury, fire or other consequential damage due to the operation of the Elpida Memory, Inc. product.

[Usage environment]

This product is not designed to be resistant to electromagnetic waves or radiation. This product must be used in a non-condensing environment.

If you export the products or technology described in this document that are controlled by the Foreign Exchange and Foreign Trade Law of Japan, you must follow the necessary procedures in accordance with the relevant laws and regulations of Japan. Also, if you export products/technology controlled by U.S. export control regulations, or another country's export control laws or regulations, you must follow the necessary procedures in accordance with such laws or regulations.

If these products/technology are sold, leased, or transferred to a third party, or a third party is granted license to use these products, that third party must be made aware that they are responsible for compliance with the relevant laws and regulations.

M01E0107

